Abstract A number of recent studies have revealed that the Optical Transpose Interconnection Systems (or OTIS) are promising candidates for future high-performance parallel computers. In this paper, we present and evaluate two general methods for algorithm development on the OTIS. The proposed methods are general in the sense that no specific factor network or problem domain is assumed. The proposed methods allow efficient mapping of a wide class of algorithms into the OTIS. These methods are based on grids and pipelines as popular structures that support a vast body of parallel applications including linear algebra, divide-and-conquer type of algorithms, sorting, and FFT computation. Timing models for measuring the performance of the proposed methods are also provided. Through these models, the performance of various algorithms on the OTIS are evaluated and compared with their counterparts on conventional electronic interconnection systems. This study confirms the viability of the OTIS as an attractive alternative for large-scale parallel architectures. Finally, we show how the proposed methods can be used to design parallel algorithms for linear algebra on the OTIS.
Introduction
The choice of network topology for parallel systems is a critical design decision that involves inherent trade-offs in terms of efficient algorithms support and network implementation cost. For instance, networks with large bisection width allow fast and reliable communication. However, such networks are difficult to implement using today's electronic technologies that are two dimensional in nature [19] . In principle, free-space optical technologies offer several fronts to improve this trade-off. The improved transmission rates, dense interconnects, power consumption, and signal interference are few examples on these fronts [1, 2, 6, 7] .
In a previous work we have published a conference paper [20] , where we proposed general frameworks for algorithm development for grids and pipelines as popular structures that support a vast body of applications including linear algebra, divide-and-conquer type of algorithms, sorting, and Fourier transforms. In this paper as an extension of our previous work we have utilized the proposed frameworks to implement the algorithms presented in the paper.
In this paper, we focus on a specific optical interconnects, namely the Optical Transpose Interconnection Systems (OTIS) that can be easily implemented using free-space optoelectronic technologies [1] . In this model, processors are partitioned into groups, where each group is realized on a separate chip with electronic inter-processor connects. Processors on separate chips are interconnected through free space interconnects. The philosophy behind this separation is to utilize the benefits of both the optical and the electronic technologies.
The advantage of using OTIS as an optoelectronic architecture lies in its ability to maneuver the fact that free space optical communication is superior in terms of speed and power consumption when the connection distance is more than few millimeters [6] . In the OTIS, shorter (intra-chip) communication is realized by electronic interconnects while longer (inter-chip) communication is realized by free space interconnects.
Extensive modeling results for the OTIS have been reported in [7] . The achievable Terra bit throughput at a reasonable cost makes the OTIS a strong competitive to the electronic alternatives [1, 6] . These encouraging findings prompt the need for further testing of the suitability of the OTIS for real-life applications. A number of recent studies have been conducted in this direction [3-5, 8, 17, 18] . Sahni and Wang [3, 4] have presented and evaluated various algorithms on OTIS-networks such as basic data rearrangements, routing, selection and sorting. They have also developed algorithms for various matrix multiplication operations [18] and image processing [17] . Zane et al. [10] have shown that the OTIS-mesh efficiently embeds four-dimensional meshes and hypercubes.
Aside from the above mentioned works, the study of algorithms on the OTIS is yet to mature. In this paper we contribute towards filling this gap by presenting two methods for developing algorithms on the OTIS-networks. These methods are based on grids and pipelines as popular structures that support a vast body of applications ranging from linear algebra to divide-and-conquer type of algorithms, sorting, and FFT computation. We also show that for some factor networks, such as the mesh, the performance of the proposed methods outperform the best-known results for these factor networks. The proposed methods are discussed in the sequel, but first we give the necessary definitions and notation. 〈0,0〉  〈0,1〉   〈0,2〉  〈0,3〉   〈1,0〉  〈1,1〉   〈1,2〉  〈1,3〉   〈2,0〉  〈2,1〉   〈2,3〉  〈2,2〉  〈3,3〉  〈3,2〉   〈3,1〉  〈3, 
Notation and definitions
An OTIS based computer contains N 2 processors partitioned into N groups with N processors each. A processor is indexed by a pair x, y , 0 ≤ x, y < N where x is the group index and y is the processor index. Processors within a group are connected by a certain interconnecting topology; while inter-group links are achieved by transposing group and processor indexes. Figure 1 shows a 16-processor OTIS-mesh and OTIS-hypercube. The terms OTIScomputer and OTIS-networks refer to parallel architectures based on the OTIS and will be used interchangeably in the rest of the paper.
The OTIS-network is constructed by "multiplying" a known topology by itself. The vertex set is equal to the Cartesian product on the vertex set in the factor network. The edge set consists of edges from the factor network and new edges called the transpose edges. The formal definition of the OTIS-network is given below. Definition 1. Let G 0 = (V 0 , E 0 ) be an undirected graph representing a factor network. The OTIS-G 0 = (V, E) network is represented by an undirected graph obtained from G 0 as follows
The edge set E in the above definition consists of two subsets, one is from G 0 , called G 0 -type edges, and the other subset contains the transpose edges. The OTIS approach suggests implementing the G 0 -type edges by electronic links since they involve intra-chip short links and implementing the transpose edges by free space optics.
Definition 1 covers a wide class of OTIS-networks. In fact, for any known factor network G 0 , a new OTIS-network can be obtained by the above definition. OTIS-mesh [3] , OTIShypercube [4] and OTIS-Expander [10] are only few instances on such networks that have been investigated in the literature.
The address of a node u = x, y from V is composed of two components: the first, denoted by γ (u) = x, designates the group address and the second, denoted by ρ(u) = y, designates the processor address within that group.
The network OTIS-G 0 can be decomposed into |V 0 | disjoint copies of G 0 . This decomposition can be achieved by fixing the group address and varying the processor address. Another way of decomposing the OTIS-G 0 is by fixing the processors address and varying the group address. These two decomposition methods are given below. Definition 2. Let i , for all i ∈ V 0 , be the subgraph induced by the set of nodes from V having the form i, x for all x ∈ V 0 . Definition 3. Let j , for all j ∈ V 0 , be the subgraph induced by the set of nodes from V having the form x, j for all x ∈ V 0 .
Given a graph G, for simplicity we denote by V G the set of vertices, E G the set of edges, d G (u, v) the length of a shortest path connecting u and v, and δ G the diameter of G. Finally, any two graphs G 1 and G 2 are said to share perfect matching if there exits a bijective function between V G 1 and V G 2 . 
Hierarchical decomposition for the OTIS-networks
In this section the hierarchical structure of the OTIS-networks is discussed. The properties of a new decomposition method for the OTIS-networks are presented and proved. These properties are then used in the subsequent sections to develop grids and pipelines as methods for developing various parallel algorithms on the OTIS-networks. Proof: Property 1 is a direct consequence of Definition 1. The function ρ maps nodes from V i to V 0 . In fact, the set {ρ(u) ⊥ u ∈ i } is equal to V 0 for any i. Since any two neighboring nodes u and v in i should have γ (u) = γ (v) and since (ρ(u), ρ(v)) is an edge in E 0 ; the subgraph i is isomorphic to G 0 .
Property 2 states that for any two labels i and j from V 0 , the two subgraphs i and j have exactly one node in common. Since, 
Hence the function f i is on-to-one and onto. Thus Property 3 follows.
Let t i j : V i → V j be a function that maps nodes form i into j , for any i and j, as follows: t i j ( i, x ) = j, x . For any two distinct nodes u and v from V i we have
Since ⊥V i ⊥ = ⊥V j ⊥ it follows that i and j share perfect matching for all i and j values and hence G is a complete graph.
Lemma 1. G can be embedded into OTIS-G
Proof: Since G is complete, any two distinct nodes i and j in V G are neighbors. The "virtual" path between i, x and j, x in OTIS-G 0 that corresponds to the edge (i, j) in E G is constructed as follows: i, x → x, i π G0 (i, j) x, j → j, x . An arrow represents an edge connecting the two nodes and the operation " " means appending two paths (i.e. connecting the last node in the left path to first node in the right path). Notice that the choice of x from V 0 does not affect the construction of this path nor its length. The path segment π G0 (i, j) is an isomorphic copy to the optimal length path from i to j in G 0 . It can be verified that the above constructed path is of optimal length equal to d G0 (i, j) + 2. Hence, the longest such path cannot exceed δ G0 + 2.
Grids and pipelines for the OTIS-networks
The grids and pipelines are popular computation models that have been employed in various parallel applications ranging from linear algebra to divide-and-conquer algorithms, sorting, and FFT computation among others. Particularly, the two-dimensional grid has been employed in early generations of parallel computers and also will continue to exist as a convenient structural view for developing parallel algorithms [9, 11, 12, 16] . In this section we develop a two-dimensional grid structure and a pipeline structure for the OTIS-networks. 
Theorem 2. OTIS-G

Proof:
We arrange the nodes in OTIS-G 0 in a two-dimensional grid as follows: Let h : V 0 → {1, 2, . . . , |V 0 |} be a one-to-one and onto function that ranks the nodes of G 0 . The node x, y in OTIS-G 0 is located at row h(x) and column h(y) in the |V 0 | × |V 0 | grid. With this mapping, the set of nodes in x for any x ∈ V 0 are placed in the same row and the set of nodes in y for any y ∈ V 0 are placed in the same column. Since x is isomorphic to G 0 by property 1 in Theorem 1, then all the rows in the grid are G 0 -connected and hence the farthest distance between and any two nodes in a column is δ G0 . The j th column in the grid consists of
Hence, all the nodes in this set have the same processor address. By Lemma 1 any two nodes in this set are at a farthest distance of δ G0 + 2.
The above result can be used in two ways to facilitate algorithm development on OTIS-G 0 . First, all algorithms that are known on G 0 can be ported to OTIS-G 0 at no additional cost. Second, the above |V 0 | × |V 0 | grid can be used to adapt mesh-based algorithms in a more efficient way. Divide-and-conquer and linear algebra [9] are few examples of such algorithms. The primary requirement in these algorithms is to be able to have simultaneous row or simultaneous column communication. The rows in the above grid structure are distinct copies of G 0 and hence processors across each row can communicate without interference from processors in other rows. Also columns are distinct copies of y , y ∈ V 0 . Processors in each column can simultaneously communicate as follows: First the data in y is simultaneously transferred to y through separate transpose channels connecting matching pairs from y and y (by virtue of Property 3 in Theorem 1), then parallel communication is achieved in each row using the communication algorithms of G 0 , and finally the data in y is transferred back to y .
The following result along with its constructive proof gives a procedure to build generalized pipelines in the OTIS-G 0 networks. In pipelined processing, interstage communication should be order preserving in the sense that nodes with similar rank in successive stages should maintain a designated channel. In the ideal situation, these channels are node-disjoint so they do not interfere with each other and involve minimum intermediate nodes for fast stage-to-stage data transfer. 
Corollary 1. If G 0 is Hamiltonian, OTIS-G 0 can embed a two-dimensional wraparound mesh with dilation 3.
The above pipeline structure exemplifies circular pipelines. Changing the number of stages or stage configuration (linear, circular, tree, etc.) in the above pipeline structure is straightforward. This can be done by characterizing a path, cycle, or tree of size equal to the required number of stages in the new pipeline. Stages in the new pipeline are then ordered according to the ranks of the nodes in the characterized path, cycle, or tree. The interstage distance is 3 in all these cases. In fact, the result in Theorem 3 can be extended so that we have control over the stage structure as well. The stage can be G 0 or any network embedded in G 0 .
Performance evaluation
In this section, we evaluate the performance of the proposed methods for developing algorithms on grids and pipelines for two known OTIS-networks, namely the OTIS-hypercube [4] and the OTIS-mesh [3] . The comparison is based on two standard measures of effectiveness: the network implementation cost and the network performance. The network implementation cost and the network performance measures are widely used in the literature for evaluating the suitability of interconnection network topologies for parallel computing systems [19] . Although many other important criteria have been used in literature including: size, bisection width, degree, portability, diameter, number of parallel paths and scalability we believe that implementation cost and performance are more important [19] . To measure the implementation cost we use the number of physical channels needed to achieve interconnects as a primary cost estimate. More involved estimates such as the required silicon area, system volume, channel length, power consumption rate, as well as optoelectronic receivers and transmitters can be used to give wider and precise image on the system's cost [7] . However, we focus on the number of physical channels to stay within the scope of the paper. This measure captures both of the wiring cost (electrical and/or optical) and the total I/O ports required for realizing a network. More discussion on the cost of OTIS and its performance modeling can be found in [2, 7] .
The network performance can be measured in various ways; the network bisection width, personalized communication cost, and multicast cost are few examples. In this comparison we concentrate on a common form of communication as a measure to evaluate the performance of OTIS-networks. This form stems for the communication patterns in the proposed methods for developing algorithms on OTIS-networks, as explained below.
In the grid structure, the communication cost is measured by the amount of time needed to communicate a message across a row plus the time needed to communicate a message across a column. Usually, grid based applications emphasize simultaneous broadcast of uniform messages across rows and across columns [9, 11, 12, 16] . Hence, the communication time in a grid is estimated by the time required for a row broadcast followed by a column broadcast. A model used to estimate the cost of a multiple-port one-to-all broadcasting in a network of degree and diameter δ is given by τ (m, , δ)
where β is the message latency, α is the unit transmission cost, and m is the message length [15] . This model determines the lower bound on the broadcasting cost in any vertex transitive network.
In estimating the communication cost in the pipeline structure, we consider a natural communication pattern in a pipeline processing system. This communication pattern involves a total message exchange at the stage level followed by a shifting phase to transfer data to peer nodes in the subsequent stage. The above model for multiple-port one-to-all broadcasting can be used to estimate the interstage communication time. However, shifting the data between separate pairs of nodes in successive stages can be estimated by a simpler model. This model is given by β + m · α [11, 16] . In this model we need β time units to setup the channel plus m · α time units to shift the data.
Recent studies revealed that free-space optical interconnects offer a speed advantage over electrical interconnects [2] . Compared with the fastest off-chip electrical interconnects and for lengths up to few centimeters, optical interconnects provide as much as a twice better speed performance [2] . To simplify the analysis, there is no distinction between electronic and optical channels in the subsequent expressions. With this assumption we will still have a suitably accurate estimate on the system performance and a rough idea about the system cost. Table 1 summarizes the parameters needed to estimate the communication time and the implementation cost for the four networks: the hypercube, the mesh, the OTIS-hypercube, and the OTIS-mesh as functions on the network size N. The third and fourth columns show respectively the degree and the diameter for the sub-network given in the second column, which is connecting the set of nodes in a row (or a stage) of the grid structure (or the pipeline structure). Similarly, the sixth and seventh columns respectively show the degree and the diameter for the sub-network given in the fifth column, which is connecting the set of nodes in a column of the grid structure. The eighth column shows the inter-stage distance in the pipeline structure. The last column shows the number of links.
Applying the above models for estimating the communication time and using the information in Table 1 , we obtain the expressions shown in Table 2 . Figure 2 shows the estimated communication cost based on the proposed grid structure. The figure shows that the communication cost in the OTIS-mesh is lower than its convectional counterpart, and the communication cost in the OTIS-hypercube is comparable to that of the hypercube. A similar performance for the pipeline can be observed in Figure 3 . Table 2 Communication time in the grid and the pipeline structures Grid Pipeline A more balanced comparison should give an idea about the cost associated with a performance gain. Figures 4 and 5 depict these facts. These figures show that the proposed methods for algorithm development on the OTIS-networks achieve better cost-performance ratio. This means the gain in performance comes at a lower cost. By noticing that an additional channel squares the network size in OTIS, its superiority in terms of implementation cost over the electronic alternatives becomes more evident. 1.E-07
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Figures 4 and 5 demonstrate that the OTIS provides new horizons to implement largescale systems that are not possible with today's conventional electronic technology, and yet perform efficiently in terms of supporting real applications. In the next section we present parallel algorithms for linear algebra on the OTIS. These parallel algorithms are based on
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The cost-performance ratio in the pipeline structure the grid structure. The pipelined versions for these algorithms can be developed in a similar manner.
Exploiting the OTIS grid structure for parallel linear algebra
In this section we apply the proposed grid structure for solving systems of linear equations, A x = b, a problem that arises in many areas of science and engineering [9, 11, 12, 16] . A direct method of solution transforms the system A x = b into U x = c where U is an upper triangular matrix. The solution vector x is then obtained by back substitution. The standard procedure to carry out matrix triangulization is Gaussian elimination (GE). The GE procedure generates a sequence of n × n matrices A (1) , A (2) , . . ., A (n ) where A (1) is the initial matrix, A, and A (n ) is the desired triangular matrix, U. The matrix A (k ) (k = 2, . . ., n) represents the equivalent linear system for which the variable x k −1 has just been eliminated.
In this implementation of matrix triangulization we use the standard 2-D matrix distribution method that is characterized by "combining" two functions; the first partitions the augmented matrix A| b into sets of elements and the second assigns these parts to the processors [11, 16] . In the sequel we present a practical version of this distribution method.
In the proposed |V 0 | × |V 0 | grid structure, rows are the disjoint x 's and columns are the disjoint x 's. Following the notation of Theorem 2, the processor at the rth row and the cth column of the grid (denoted by p rc ) is laid down at the intersection of x and y , where r = h(x) and c = h(y). Recall that h is a function that ranks nodes of V 0 .
For any positive integer , we denote by the set of integer numbers from 1 to ı. Let ϑ : |V 0 | → 2 n be an injective function that maps processor row indexes into subsets of matrix row indexes. Similarly, let χ: |V 0 | → 2 n +1 be an injective function that maps processor column indexes into subsets of matrix column indexes. Our matrix distribution method is characterized by the function ξ = ϑ × χ . The function ξ maps ordered pairs from |V 0 | × |V 0 | into sets of ordered pairs from 2 n × n +1 . The set ξ (r, c) induces the set of elements from A| b to be assigned to p rc .
The function ξ covers the class of matrix distribution methods that map elements of the same row (resp. column) to a processor in x for some x (resp. y for some y). These are called block-distribution methods. In the sequel, we consider only those instances of ξ that are based on block-distribution and map the matrix evenly to the set of processors. Furthermore, we assume ϑ(r 1 ) ∩ ϑ(r 2 ) = φ for r 1 = r 2 and χ(c 1 ) ∩ χ(c 2 ) = φ for c 1 = c 2 . Figure 6 shows an example of block matrix distribution and the relationship between rows and columns in a 16-node OTIS-mesh.
The broadcast-based parallel GE algorithm for OTIS-G 0 , abbreviated b OTIS, reduces the matrix A of order n to a triangular form using n − 1 steps. At any step, k, the following tasks have to be performed by p rc in the order given below.
Task π p ≡ {pivoting} transform the system so that For partial pivoting, the kth pivot row is determined by processors in h−1(c) , where k ∈ χ(c). These processors perform an "exchange-max" operation. At the end of this operation each processor will have a copy of the index of the pivot row, say l. If both l and k are in ϑ(r) then the two subrows k and l are locally swapped; otherwise they are interchanged between all pairs of corresponding processors in h −1 (r ) and h −1 (v) for l ∈ ϑ(v). The algorithm for the task π p with partial pivoting is given in Figure 8 .
To carry our complete pivoting all the processors in the grid perform exchange-max operation to find l and m such that |a l,m | = max{|a ij | for k ≤ i, j ≤ n}. Then, the kth pivot row is located by swapping/interchanging the rows k and l and swapping/interchanging the columns k and m. A complete pivoting algorithm for b OTIS is given in Figure 9 .
The algorithm b OTIS transforms the linear system A x = b into an upper triangular system U x = c. Next we develop a broadcast-based backward substitution algorithm, abbreviated bs OTIS, to obtain the final solution. In bs OTIS we assume that elements of the reduced upper triangular matrix U | c are still in their respective processors. A processor p rc in the algorithm performs n steps. A step, k, consists of the following simple tasks: (1) solve and broadcast x k and (2) update and broadcast c. To simplify the algorithm design we introduce the following two new tasks: At the beginning of the backward substitution algorithm, a processor p rc in h −1 (c) that holds the set of elements {c i | i ∈ ϑ(r)} from c (denote this set być r ) should broadcast these elements in h −1 (r ) . Notice that initially the known vector c is stored in h −1 (c) where n + 1 ∈ χ(c).
The backward substitution algorithm then proceeds by performing the n substitution steps. At the kth step, the processor p rc holding u kk performs π s and then broadcast x k in h −1 (c) . All other peers of p rc in h −1 (c) update their portion of c vector and broadcast it in their respective h −1 (r ) 's. Figure 10 outlines this algorithm.
The pipeline structure can be utilized in a similar manner to implement pipeline-ring GE [9] on the OTIS-networks. The estimated cost and performance of the two implantations follow the same trend presented earlier on this paper.
Conclusion
The study of algorithms on the Optical Transpose Interconnection Systems (OTIS) is still far from being matured. In this paper, we have contributed towards filling this gap by proposing and evaluating two methods for algorithm development on this network. These methods are based on the grid and the pipeline structures as popular frameworks for supporting vast body of important real-world parallel applications. Utilizing these methods to develop parallel algorithms for linear algebra has also been discussed as a case study. We have also evaluated the performance of the proposed structures. The obtained results have revealed that the OTIS is a good candidate for future large-scale parallel computers due to its superior performance characteristics over networks using traditional electronic interconnects.
